The Memory Oligopoly Became AI’s Toll Booth.Original analysisNot investment advice
For decades, memory was treated as the boring commodity layer of computing. DRAM and NAND mattered, but the attention went to CPUs, GPUs, foundries, lithography, and leading-edge nodes. Memory was noticed mostly when prices spiked, and even then the story was treated as a cycle to be ridden, not a structure to be analysed. That view is now broken. In 2021, Micron said it would not add DRAM or NAND wafers for the foreseeable future. At the time it looked like ordinary capital discipline. In 2026, it looks like the opening chapter of the AI memory squeeze.
Memory used to be the part of the system people forgot. In the AI era, memory is where the system starts to break.
That single line is the spine of this essay. The old memory cycle was about oversupply. The new AI memory cycle is about allocation. Who gets HBM. Who gets server DRAM. Who gets enterprise SSDs. Who gets long-term contracts. That is the new power structure, and it is not the cycle anyone was trained to model.
1. What the 2021 warning got right
The starting point for this essay is an uploaded 2021 SemiAnalysis piece on the memory oligopoly. It is a useful historical anchor, not a final verdict, and the specific framing is worth restating in its own words before grading it.1
- The article argued memory had consolidated into a structural oligopoly.
- There were only three leading-edge DRAM producers: Samsung, SK hynix, and Micron.
- NAND was also consolidating, with Intel selling its NAND business to SK hynix and Kioxia / Western Digital merger discussions already in the air.
- The article’s central quote was Micron CFO Dave Zinsner saying Micron did not see itself adding wafers in DRAM or NAND for the foreseeable future.
- It argued DRAM density scaling had slowed.
- Future supply growth would depend on harder technology transitions rather than simple wafer additions.
- Micron explicitly framed bit growth in DRAM and NAND as coming from density improvements, not wafer expansion.
Read carefully, the 2021 piece was not the claim that any particular price would hold for any particular quarter. It was a market-structure claim. A consolidated industry with three leading-edge DRAM players, an even smaller NAND group after Intel exited, and an explicit commitment from one of those players not to expand wafer output, was always going to behave differently from a fragmented commodity market the next time demand surprised on the upside. That is the part of the 2021 framing that aged well. No SemiAnalysis text, charts, screenshots, or images are reproduced here. The original piece is treated only as cited historical framing.
2. From commodity cycle to allocation market
The classic memory cycle was simple, and for decades it more or less worked. Prices rise. Suppliers add capacity. Supply arrives late. Prices crash. Capex gets cut. Weak players suffer. Strong players survive. The cycle restarts. Anyone who had spent a career around the DRAM industry could draw this diagram from memory.
The AI memory cycle keeps some of those moves and changes others. The number of aggressive suppliers has come down. DRAM has only three leading-edge players. NAND is consolidating around a smaller set as well. HBM consumes scarce advanced DRAM capacity and advanced packaging capacity at the same time. Cleanroom expansions take years, not quarters. New fabs are expensive and slow even before you factor in equipment delivery, qualification, and yield ramp. AI customers, unlike traditional PC and smartphone buyers, are willing to sign strategic agreements and long-term supply deals to lock in capacity.
Commodity, fragmented, consumer-led
- Many suppliers, frequent capacity overbuilds.
- Spot market dominates pricing discovery.
- Cycle driven by PCs, smartphones, and consumer SSDs.
- Price spikes followed by sharp crashes.
- Strategic customer agreements are rare.
- Bit growth from wafer additions and node shrinks.
Concentrated, allocated, hyperscaler-led
- Three leading-edge DRAM players, with HBM concentrated further.
- Allocation logic, with long-term agreements at the top of the queue.
- Cycle driven by AI training, inference, and data-centre storage.
- Capacity additions take years; cleanrooms and HBM packaging lag.
- Consumer segments squeezed first when supply tightens.
- Bit growth relies on harder technology transitions, not new wafers.
The old memory cycle was about oversupply. The new AI memory cycle is about allocation.
3. The 2026 proof: Micron’s results
If the 2021 framing was structural, the 2026 financials are the structural test. Micron’s Q2 FY2026 print is striking on every line.2 Revenue of USD 23.86 billion. GAAP gross margin of 74.4%. Diluted EPS of USD 12.07. Q3 FY2026 revenue guided to USD 33.5 billion with gross margin guidance around 81%. Those are not the numbers a normal commodity industry posts. They are the numbers a market where demand outruns capacity, and where the suppliers can allocate to the highest-value customers, posts when the supply line tightens.
Micron’s own framing in the prepared remarks is unambiguous about what is driving this.3 Memory has, in management’s words, become a strategic asset for customers in the AI era. AI demand is pulling data-centre DRAM and NAND bit TAM above 50% of total industry TAM for the first time in calendar 2026, in Micron’s framing. Both AI and traditional server demand are described as constrained by inadequate DRAM and NAND supply. These are management statements, not independent estimates. Treat them as direction, not gospel. The direction is the part to keep.
4. This is not only HBM
It is tempting to read all of this as an HBM story. HBM is the high-bandwidth memory stacked beside the GPU or accelerator. It exists because AI accelerators are useless if data cannot be fed to them fast enough to keep the math units busy. HBM is the visible memory shortage, the one Nvidia keeps name-checking on earnings calls, the one that supports the most aggressive long-term agreements anywhere in the supply chain.
That part is real. Micron began volume shipments of HBM4 36GB 12-high products in Q1 calendar 2026, framed as part of the qualification flow into Nvidia’s Vera Rubin platform, and has been sampling 48GB 16-high HBM4 as the next step.3 Those are company claims, not third-party measurements, but they describe a roadmap that is being pulled forward, not pushed back.
The trap is to treat HBM as the entire memory story. Micron’s prepared remarks are explicit that LPDRAM, DDR DRAM, and SSDs are all critical across new AI inference architectures, and that AI demand is moving the whole DRAM and NAND mix toward data-centre customers.3 HBM gets the headlines. The hidden bottleneck is the rest of the stack.
- HBM High-bandwidth memory stacked next to GPUs. Feeds training and large inference. Most acute shortage. Compute-adjacent
- Server DRAM DDR5 main memory in AI and traditional servers. Holds the working set and the orchestration plane. Working set
- LPDRAM Low-power DRAM moving into selected data-centre architectures alongside DDR. Power-aware DRAM
- Enterprise SSD NAND-based, in the server. Hot storage for training data, checkpoints, vector indexes, and AI-adjacent caches. Server-local
- NAND Flash The underlying medium. TLC for performance tiers, QLC for capacity tiers. Sold by bit; governed by yield and supply. Medium
- Object storage Large, distributed storage for training corpora, model archives, cold and warm AI data tiers. Distributed cold
An AI cluster does not draw from one row. It draws from all six at once.
HBM is the visible bottleneck. The hidden bottleneck is the whole memory stack.
5. NAND enters the AI story
NAND is the part of the AI memory story that even careful readers sometimes miss. NAND is not HBM. NAND is not the memory beside the GPU. NAND is the persistent storage layer further out. For most of the previous decade, NAND was a consumer story: phones, PCs, consumer SSDs, embedded products. AI changed that.
Micron’s prepared remarks describe the shift in plain terms. NAND bit demand in the data centre is accelerating because of AI use cases such as vector databases and KV-cache offload. SSDs are taking a growing share of capacity storage tiers. Data-centre NAND revenue at Micron more than doubled sequentially in the most recent quarter. NAND demand is described as significantly above available supply for the foreseeable future.3 The capacity to fix that is years out: Micron’s prepared remarks point to mid-calendar 2027 for initial wafer output at the first Idaho fab, and the second half of calendar 2028 for the new Singapore NAND fab. Singapore advanced packaging for HBM is expected to contribute meaningfully in calendar 2027.3
The use cases are not hypothetical. Training data sits on enterprise SSDs in the same racks as the accelerators. Model checkpoints land somewhere durable and fast. Retrieval systems and vector databases stress NAND read patterns more than any classical workload ever did. KV-cache offload, where parts of the LLM attention cache spill out of DRAM into fast storage, is now a real workload in inference clusters. AI data lakes sit on top of NAND. QLC NAND, marketed as the high-capacity medium for AI storage, is in particular demand. None of this looks like a phone factory cycle.
AI does not only need fast memory beside the GPU. It also needs an ocean of storage around the cluster.
6. Pricing proves the squeeze
The clearest tell that this is an allocation market, not just a noisy cycle, is what is happening to contract pricing. TrendForce’s March 2026 forecast frames Q2 2026 conventional DRAM contract prices as rising approximately 58% to 63% quarter over quarter, and NAND Flash contract prices as rising approximately 70% to 75% quarter over quarter. DRAM suppliers are reallocating capacity toward HBM and server applications. NAND capacity is increasingly allocated to enterprise SSDs while consumer applications scale back. TrendForce flags that substantial new production capacity is unlikely until late 2027 or 2028.4
Read those numbers carefully. They are research-firm estimates, not contracts, and quarterly memory prices do not move in clean straight lines. The shape, however, is what matters. Allocation is the operative word. The highest-value AI customers get supply first. Lower-margin segments get squeezed. PCs are squeezed. Smartphones are squeezed. Consumer SSDs are squeezed. Automotive and industrial buyers are squeezed. Even weak end-consumer demand does not necessarily stop price increases when supply is being redirected to AI.
Wafer & packaging capacity
- Leading-edge DRAM fabs
- HBM advanced packaging
- NAND fabs and bonded stacks
- Cleanroom + EUV constraint
Memory categories
- HBM priority
- Server DRAM priority
- LPDRAM
- Enterprise SSDs priority
- High-capacity NAND
Who gets supply, who gets squeezed
- AI training & inference servers first
- Hyperscaler enterprise SSDs first
- PCs & consumer SSDs squeezed
- Smartphones squeezed
- Automotive & industrial squeezed
Allocation order reflects 2026 supplier behaviour as described in Micron prepared remarks and TrendForce framing.34
7. ASML and TSMC show the same macro shift
The memory squeeze does not sit inside the memory industry by itself. It sits inside a broader semiconductor reality that two other companies describe more frankly than most. ASML’s 2026 AGM framing is that AI compute demand has accelerated since 2010 and outpaced Moore’s Law, and that Moore’s Law alone is not sufficient to meet future training compute requirements. ASML frames the answer as 2D scaling plus 3D integration, with customers stepping up medium-term capacity plans, and explicitly says that customer ramp will be aggressive to address a supply-limited market in 2026 to 2027 and possibly beyond.5
TSMC’s 2026 Technology Symposium framing is the package side of the same story. TSMC says it is expanding CoWoS because AI needs more compute and more memory in a single package, and gives a specific roadmap.6 Five-and-a-half-reticle-size CoWoS in production today. A 14-reticle-size CoWoS planned by 2028 that is expected to integrate roughly ten large compute dies and twenty HBM stacks. Those are TSMC company claims, not independent benchmarks. The direction is what matters. The AI system of the future is not just one bigger chip. It is a memory-hungry package and cluster: more compute dies, more HBM stacks, more data movement, more storage, more power, more cooling, more packaging.
The AI system of the future is not one bigger chip. It is a memory-hungry package and cluster.
8. Why the oligopoly matters
Now the structural part. DRAM is concentrated. Three suppliers control the overwhelming majority of revenue, and an even smaller subset of capacity is leading-edge HBM-capable. When demand surprises to the upside, that structure changes how the market behaves. It moves the conversation from spot pricing toward allocation and long-term agreements. It puts the supplier on the other side of the table from where they sat in the consumer-era memory cycle.
TrendForce’s Q3 2025 DRAM revenue share is one way to see the structure plainly. SK hynix at 33.2%. Samsung at 32.6%. Micron at 25.7%. The big three together accounting for over 91% of DRAM revenue.7 Different sources slice this by bit, wafer, or revenue, and the numbers shift around, but the shape of the market is the part to keep.
A fragmented commodity market behaves one way. A concentrated memory market in an AI shortage behaves another way. The 2026 results are not magic. They are what happens when supply discipline meets a demand environment the original capex plans were never sized for.
9. China is the counterweight
None of this implies the oligopoly is permanent. The most interesting counterweight is China. CXMT is trying to challenge the leading-edge DRAM incumbents. YMTC is pushing in NAND under sanctions. High memory prices are exactly the conditions that invite capacity, subsidies, and challengers, and China has both the strategic incentive and the willingness to absorb poor economics to reduce memory imports.
The honest read is that this matters more for the medium term than the next quarter. Leading-edge DRAM, HBM, NAND scale, yields, packaging, and customer qualification are hard. Reaching credible production share in DDR5, HBM, or qualifying with major hyperscalers is several rungs harder than reaching domestic share in mature DRAM nodes. The same caveat applies in NAND. The structural risk to the oligopoly thesis is real. It is also slower than the headlines suggest. A separate essay on this site discusses YMTC and the China NAND story in more detail, including the role of export controls and domestic equipment substitution.
The memory oligopoly is powerful in 2026 because AI exposed how hard memory capacity is to replace quickly. But high prices also invite the next wave of challengers, and the policy environment in which those challengers operate is not the same one the incumbents grew up in.
10. The timeline
No new wafers
Micron says it does not see itself adding wafers in DRAM or NAND for the foreseeable future.1
Downcycle
Memory inventory correction. Demand softness across PCs, smartphones, and consumer storage.
AI tightens
HBM demand pulls advanced DRAM and packaging tight. Server DRAM begins to follow.
Squeeze
DRAM and NAND contract prices spike. Data-centre bit TAM crosses 50% of industry TAM in Micron framing.34
New supply
Idaho and Singapore fabs and Singapore HBM packaging begin to contribute. Lead times remain long.3
11. Risks and limits
None of this implies memory cycles are dead, that incumbents are invincible, or that today’s prices will hold forever. A serious memory thesis in an AI shortage has to carry a serious risk list.
- Memory is still cyclical; the structure has changed, not the physics.
- AI demand can slow, shift mix, or pull forward into earlier years.
- Customers can over-order during shortages and then cut sharply.
- High prices invite supply: new fabs, brownfield expansions, and challengers.
- Capacity additions in 2027 and 2028 could create future oversupply windows.
- China can pressure NAND, then DRAM, over the medium term.
- HBM packaging, yield, and qualification remain difficult and contested.
- Market-share and pricing estimates vary by source and methodology.7
- Gross margins at extreme levels are not necessarily permanent.
- Allocation behaviour assumes today’s mix of customers; that mix can change.
The point is not that memory cycles are dead. The point is that AI has changed this cycle’s structure. The next downturn, when it comes, will land on a more concentrated supply base with longer customer agreements and a different mix of end demand than the last one did. That changes the shape of the cycle, not its existence.
12. Evidence ledger
Because this essay sits between an uploaded 2021 thesis and a 2026 reading, the load-bearing evidence is gathered here, paired with source and a one-line note on why it matters.
| Claim | Source | Why it matters |
|---|---|---|
| Memory had consolidated into an oligopoly; three leading-edge DRAM producers; Micron CFO said no new DRAM or NAND wafers for the foreseeable future; bit growth from density transitions, not wafer expansion. | SemiAnalysis (2021, uploaded)1 | Historical anchor restated in this essay’s own words. Not gospel; not reproduced. |
| Q2 FY2026 revenue USD 23.86B, GAAP gross margin 74.4%, diluted EPS USD 12.07; Q3 FY2026 revenue guide USD 33.5B with gross margin guide around 81%. | Micron IR (Q2 FY2026)2 | Financial test of the “structure has changed” thesis. Numbers reflect allocation power. |
| AI demand driving DRAM and NAND data-centre bit TAM above 50% of industry TAM for the first time in calendar 2026; AI and server demand constrained by inadequate DRAM and NAND supply; HBM4 36GB 12-high volume shipments begin Q1 calendar 2026 for Vera Rubin; 48GB 16-high sampled; NAND demand significantly above supply for the foreseeable future; data-centre NAND revenue more than doubled sequentially. | Micron prepared remarks (Q2 FY2026)3 | Company framing of the full shape of the shortage: HBM, server DRAM, NAND, SSDs together. |
| Q2 2026 DRAM contract prices expected to rise ~58-63% QoQ; NAND Flash ~70-75% QoQ; DRAM capacity reallocated toward HBM and server; NAND capacity reallocated to enterprise SSDs; substantial new production unlikely until late 2027 or 2028. | TrendForce (March 2026)4 | Pricing and allocation evidence from a third-party research firm. Treated as research-firm estimate. |
| AI compute demand accelerated since 2010 and outpaced Moore’s Law; Moore’s Law alone not sufficient for future training compute; 2D scaling plus 3D integration; supply-limited market in 2026-27 and possibly beyond. | ASML 2026 AGM5 | Equipment-side framing of why the squeeze extends beyond a single quarter or product line. |
| TSMC expanding CoWoS for AI; 5.5-reticle today; 14-reticle planned by 2028; expected to integrate ~10 compute dies and 20 HBM stacks. | TSMC 2026 Symposium6 | Confirms the package is becoming a memory-hungry surface; HBM count per package rising. |
| SK hynix 33.2%, Samsung 32.6%, Micron 25.7% DRAM revenue share in Q3 2025; big three over 91% combined. | TrendForce (Q3 2025)7 | Concrete market-structure number behind the “concentrated” argument. |
| CXMT and YMTC are credible domestic challengers under sanctions, but qualification, scale, and yield take time. | Industry reporting (2025-26)8 | Balance against the oligopoly thesis. Treated as industry context, not a single primary citation. |
13. Final verdict
In 2021, Micron’s “no new wafers” comment looked like disciplined capex. In 2026, it looks like the opening chapter of the AI memory squeeze. AI did not just increase memory demand. It made memory strategic. It turned supply into allocation. It turned the memory oligopoly into a toll booth that sits between AI accelerators and useful work.
The future is not the absence of cycles. The future is a cycle whose shape, customer base, allocation logic, and supplier set are not the ones the industry was trained on. Hyperscalers signing strategic agreements. HBM consuming the leading edge. NAND pulled toward enterprise SSDs. PCs and smartphones squeezed at the margin. New fabs years out. Domestic challengers slowly closing technological gaps. None of this is permanent. All of it is structural.
Memory used to be the part of the system people forgot. In the AI era, memory is where the system starts to break.
Sources & footnotes
This essay treats the uploaded 2021 SemiAnalysis article as a cited historical anchor. Specific 2026 claims come from Micron investor materials, TrendForce, ASML, and TSMC. Market-share figures are estimates and vary by source. No third-party charts, screenshots, or logos are reproduced. This is not investment advice.
Original 2026 analysis. The uploaded 2021 SemiAnalysis piece on Micron and the memory oligopoly is used only as a cited historical anchor, framed in this essay’s own words. Micron revenue, gross-margin, EPS, capex, segment growth, and guidance figures are company-released numbers, not independent measurement. TrendForce pricing expectations and DRAM share figures are research-firm framing. ASML and TSMC roadmap framing is from company investor and symposium material. No SemiAnalysis text, charts, screenshots, or images are reproduced. No specific Micron, Samsung, SK hynix, Kioxia, Western Digital, SanDisk, ASML, TSMC, CXMT, YMTC, or other security is being recommended.
1 Uploaded SemiAnalysis PDF, Dylan Patel (SemiAnalysis), 2021. Memory Oligopoly Woes — Micron Says They Will Not Increase Wafer Output In DRAM Or NAND For The Foreseeable Future. Used here only as a cited historical anchor, framed in this essay’s own words. The article: described high memory pricing and margins; framed memory as a structural oligopoly with three leading-edge DRAM producers; noted NAND consolidation including Intel’s NAND business going to SK hynix and Kioxia / Western Digital merger discussions; quoted Micron CFO Dave Zinsner saying Micron did not see itself adding wafers in DRAM or NAND for the foreseeable future; argued DRAM density scaling had slowed; and argued future supply growth would depend on density and node transitions rather than wafer expansion. No SemiAnalysis text, charts, screenshots, or images are reproduced.
2 Micron Technology Investor Relations. Micron Technology reports results for second quarter of fiscal 2026. Used for: Q2 FY2026 revenue of USD 23.86 billion; GAAP gross margin of 74.4%; diluted EPS of USD 12.07; Q3 FY2026 revenue guide of USD 33.5 billion; Q3 FY2026 gross margin guide around 81%; framing of memory as a strategic asset in the AI era.
3 Micron Technology Investor Relations. Q2 FY2026 prepared remarks. Used for: AI demand framing that data-centre DRAM and NAND bit TAM exceeds 50% of total industry TAM for the first time in calendar 2026; AI and traditional server demand constrained by inadequate DRAM and NAND supply; HBM4 36GB 12-high volume shipments beginning Q1 calendar 2026 for NVIDIA Vera Rubin; 48GB 16-high HBM4 sampled; LPDRAM, DDR DRAM, and SSDs critical across new AI inference architectures; NAND bit demand accelerated by vector databases and KV-cache offload; SSDs taking growing share of capacity storage tiers; data-centre NAND revenue more than doubled sequentially; NAND demand significantly above available supply for the foreseeable future; first Idaho fab initial wafer output expected mid-calendar 2027; new Singapore NAND fab initial wafer output expected second half of calendar 2028; Singapore advanced packaging facility for HBM expected to contribute meaningfully in calendar 2027.
4 TrendForce (March 2026). Memory contract pricing outlook for 2Q26. Used for: research-firm framing that conventional DRAM contract prices are expected to rise approximately 58% to 63% quarter over quarter in Q2 2026; NAND Flash contract prices expected to rise approximately 70% to 75% QoQ; DRAM suppliers reallocating capacity toward HBM and server applications; NAND capacity increasingly allocated to enterprise SSDs while consumer applications scale back; substantial new production capacity unlikely until late 2027 or 2028.
5 ASML. 2026 AGM presentation. Used for: ASML framing that AI compute demand has accelerated since 2010 and outpaced Moore’s Law; that Moore’s Law alone is not sufficient to meet future training compute requirements; that 2D scaling plus 3D integration is needed; that customers are stepping up medium-term capacity plans; and that customer ramp will be aggressive to address a supply-limited market in 2026 to 2027 and possibly beyond.
6 TSMC. 2026 Technology Symposium. Used for: TSMC framing of CoWoS expansion driven by AI demand for more compute and more memory in a single package; production of 5.5-reticle-size CoWoS today; plan for a 14-reticle-size CoWoS by 2028; expectation that the 14-reticle package will integrate approximately 10 large compute dies and 20 HBM stacks. All numbers are TSMC company claims rather than independent measurement.
7 TrendForce (November 2025). Q3 2025 DRAM revenue share. Used for: SK hynix at 33.2% DRAM revenue share; Samsung at 32.6%; Micron at 25.7%; the big three combined accounting for over 91% of DRAM revenue. Numbers vary by source and by whether bit, wafer, or revenue is being measured.
8 Industry reporting on CXMT’s DRAM expansion and YMTC’s NAND ramp under sanctions, including coverage of capacity, customer qualification, and equipment substitution. Used here only for the general point that high-priced memory markets invite domestic Chinese challengers in both DRAM and NAND. Treated as industry context rather than a single primary citation. See also the related essay China’s NAND Breakout Was Delayed, Not Defeated.
- The AI Memory Wall · on why memory, not just compute, is the binding constraint for AI scale.
- The AI Memory Tax · on how memory economics shape the AI infrastructure bill.
- The Memory Moat · on memory and context as a structural advantage.
- The Back-End Bottleneck · on advanced packaging behind every AI chip story.
- The Boring Back-End of AI · the back-end essay on Kulicke & Soffa and bonding.
- China’s NAND Breakout Was Delayed, Not Defeated · on YMTC, Xtacking, export controls, and the counterweight side of the memory oligopoly.
- Accelerated Computing Atlas · interactive atlas of the Nvidia accelerated-computing ecosystem.